A31G123RLN
-
Core
Cortex-M0+, 40 MHz
-
Family
A31xxxx Family
-
Sub-Family
A31G12x Series
-
CMSIS Pack
A31xxxx_DFP
64KB Code Flash and below H/W modules vary depending on package type.
- IOs, ADC, UART and USART
- For more information, refer ordering information in user manual.
| Core |
Processor Cortex-M0+ |
|---|---|
| Maximum Clock Frequency | 40 MHz |
| Memory Protection Unit | NO_MPU |
| Floating Point Unit | NO_FPU |
| Trust Zone | |
| Digital Signal Processor | |
| CortexM Vector Extensions | |
| Endian | Little-endian |
| Features | View features |
Processor
Cortex-M0+, 40 MHz
-
Package Low-Profile QFP Package 64-lead Low-Profile QFP Package -
Spec Commercial Operating Temperature Range -40 °C .. +85 °C Commercial Operating Temperature Range -
Power Run, Sleep, Deep-Sleep 3 Run, Sleep, Deep-Sleep Operating Voltage 1.8 V .. 5.5 V Operating Voltage -
Clock HSI (High-Speed Internal Oscillator) 40 MHz HSI (High-Speed Internal Oscillator) WDTRC (Watchdog Timer Internal Oscillator) 400 kHz WDTRC (Watchdog Timer Internal Oscillator) HSE (High-Speed External Oscillator) 2 MHz .. 16 MHz HSE (High-Speed External Oscillator) LSE (Low-Speed External Oscillator) 32 Hz .. 38 kHz LSE (Low-Speed External Oscillator) -
Core features NVIC NVIC with 32 interrupt sources -
Timer Timer Module with 16bit resolution 3 x 16-bit Timer Module with 16bit resolution Timer Module with 32bit resolution 2 x 32-bit Timer Module with 32bit resolution Pulse Width Modulation 1 x 16-bit Pulse Width Modulation Watchdog Timer 1 x Watchdog Timer -
Communication UART Interface 2 x 115.2 kbit/s UART Interface -
Display Segment LCD Controller 1 x 8 x 44 Segment LCD Controller -
Other CRC 1 x CRC